(12)

# **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 23.02.2005 Bulletin 2005/08

- (51) Int Cl.7: H01G 4/10, H01L 21/02
- (21) Application number: 04254930.3
- (22) Date of filing: 17.08.2004
- (84) Designated Contracting States:


  AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
  HU IE IT LI LU MC NL PL PT RO SE SI SK TR
  Designated Extension States:

  AL HR LT LV MK
- (30) Priority: 18.08.2003 KR 2003056857
- (71) Applicant: Samsung Electronics Co., Ltd. Suwon-si, Gyeonggi-do (KR)

- (72) Inventors:
  - Lee, Jung-hyun,
     co 106-803 Taeyoung Leisvill Apt.
     Yongin-si, Gyeonggi-do (KR)
  - Seo, Burn-seok
     Seoul (KR)
- (74) Representative: Greene, Simon Kenneth Elkington and Fife LLP, Prospect House, 8 Pembroke Road Sevenoaks, Kent TN13 1XR (GB)
- (54) Capacitor, method of manufacturing the same and memory device including the same
- (57) A capacitor of a semiconductor device and a method of manufacturing the same and a memory device including the capacitor are provided. The capacitor includes a lower electrode, a dielectric film, and an upper electrode. A first reaction barrier film is further formed between the lower electrode and the dielectric film. The dielectric film is an oxide film (LaO) that includes a lanthanide element, and a second reaction bar-

rier film can further be formed between the upper electrode and the dielectric film. In a process of depositing an oxide film that includes a lanthanide element, impurities are removed by flowing vapor and then ozone over the oxide film. To control a reaction between the lower electrode and the dielectric film, the first reaction barrier film is a hafnium film or an aluminum film that includes positive ions with smaller radii than positive ions of the lanthanum oxide film ( $\text{La}_2\text{O}_3$ ).

FIG. 2



### Description

30

50

[0001] The present invention relates to a semiconductor device and a method of manufacturing the same, and more particularly, to a capacitor, a method of manufacturing the same and a memory device including the capacitor.

[0002] A lanthanum oxide (La<sub>2</sub>O<sub>3</sub>) can be used as a dielectric film in a capacitor of a semiconductor device.

[0003] When a lanthanum oxide film is deposited on a silicon layer, a silicate is formed in the capacitor as a result of a reaction between the lanthanum oxide film and silicon of the silicon layer. The formation of silicate results in lowering characteristics of the capacitor.

[0004] As the integration density of semiconductor devices increases, it is required to form capacitors having larger capacitance in a narrow region. The capacitance of a capacitor is proportional to a surface area of an electrode. Therefore, the capacitance of a capacitor can be increased by forming the electrode in three dimensions.

[0005] It is desirable that a thickness and a composition of a dielectric film are uniform even if the electrode of the capacitor has a complicated structure.

[0006] However, a conventional deposition method such as a chemical vapor deposition (CVD) method is not suitable for forming a dielectric film having a uniform thickness and composition on an electrode with a complicated structure due to process characteristics of the CVD method.

[0007] An atomic layer deposition (ALD) method for forming a thin film on a lower structure of a complicated structure has been introduced, in which a thin film with a desired composition can be deposited in a deep region of a complicated structure. This method provides a uniformity of thickness and composition of a thin film to some degree.

[0008] Therefore, the ALD method can be used for forming a dielectric film having a uniform thickness and composition on a capacitor electrode having a complicated structure.

[0009] The lanthanum oxide film can also be formed using the ALD method. However, there is a possibility of characteristic changes of the lanthanum oxide film resulting from absorption of water vapor (H<sub>2</sub>O) when the lanthanum oxide is exposed to the air because lanthanides are hygroscopic.

[0010] That is, when forming the lanthanum oxide film using the ALD method after deposition of a lanthanum precursor layer, a large amount of water vapor can be absorbed by the lanthanum precursor layer during an oxidization process using water vapor (H<sub>2</sub>O). In this case, electrical characteristics such as an ability of the lanthanum oxide film to prevent a leakage current can be degraded.

[0011] FIG. 1 is a graph illustrating the increase in the leakage current density when water vapor is used as an oxidation gas for forming a few oxide films such as the lanthanum oxide film using the ALD method. Reference character B1 represents a leakage current density of an aluminum oxide film formed to a thickness of 40 Å, and B2 represents that of a hafnium oxide film formed in a thickness of 45 Å. Reference character B3, B4, and B5 represent leakage currents of precursors La(tmhd)<sub>3</sub>, La(N(Si(Me)<sub>3</sub>)<sub>2</sub>)<sub>3</sub>, and La(iPrCp)<sub>3</sub>, respectively.

[0012] According to an aspect of the present invention, there is provided a capacitor of a semiconductor device, comprising a lower electrode, a dielectric film, and an upper electrode with a first reaction barrier film formed between the lower electrode and the dielectric film.

[0013] The dielectric film is an oxide film that includes a lanthanide element.

[0014] A second reaction barrier film can further be formed between the upper electrode and the dielectric film.

[0015] The first and second reaction barrier films are each a hafnlum oxide film or an aluminum oxide film that includes positive ions with smaller radii than positive ions of the lanthanum oxide film ( $La_2O_3$ ).

[0016] According to another aspect of the present invention, there is provided a method of forming a capacitor comprising forming a lower electrode, forming a first reaction barrier film on the lower electrode, forming a precursor layer that includes a metal element on the first reaction barrier film, forming an oxide film that includes a metal element by oxidizing the metal element of the precursor layer, drying the oxide film, and forming an upper electrode on the dried oxide film.

[0017] The lower electrode is a silicon electrode doped with a conductive dopant, and the upper electrode is a titanium nitride film.

[0018] A second reaction barrier film can further be formed between the dried oxide film and the upper electrode, and the lower electrode and the upper electrode can be silicon electrodes doped with a conductive dopant or titanium nitride films.

[0019] An exhaust process may be performed after forming the precursor layer, after forming the oxide film, and after drying the oxide film.

[0020] The forming the oxide film may comprise flowing water vapor over the precursor layer to firstly oxidize the precusor layer.

[0021] The forming the oxide film may further comprises supplying ozone over the firstly oxidized precursor layer to secondly oxidize the firstly oxidized precursor layer.

[0022] The firstly and secondly oxidation processes may be repeated.

[0023] The oxide film is dried by flowing ozone over the oxide film.

[0024] The first and second reaction barrier films can each be a hafnium oxide film or an aluminum oxide film that includes positive ions with smaller radii than positive ions of the dielectric film.

[0025] According to yet another aspect of the present invention, there is provided a semiconductor memory device having a capacitor connected to a transistor, wherein the capacitor includes a lower electrode, a dielectric film, an upper electrode and a first reaction barrier film interposed between the lower electrode and the dielectric film.

[0026] Since, the capacitor according to the present invention prevents an unwanted reaction between the lanthanum oxide film used as the dielectric film and the lower electrode, and prevents inclusion of a large amount of vapor in the lanthanum oxide while forming the oxide film, degradation of electrical characteristics of the lanthanum oxide, that is, the capacitor, are prevented, thereby increasing the reliability of the semiconductor memory device that includes the capacitor.

[0027] The present invention provides a capacitor that inhibits an unwanted reaction between a dielectric film and a lower electrode on which the dielectric film is formed, and prevents a degradation of electrical characteristics of a dielectric film formed by atomic layer deposition (ALD) by preventing the dielectric film from absorbing a large amount of water vapor.

[0028] The present invention also provides a method of manufacturing the capacitor.

10

15

20

25

*3*0

35

40

45

50

55

[0029] The present invention also provides a semiconductor memory device including the capacitor.

[0030] The above and other features and advantages of the present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:

FIG. 1 is a graph illustrating leakage current density with respect to thickness of a dielectric film of a conventional capacitor for several types of dielectric film;

FIG. 2 is a cross-sectional view of a capacitor according to an exemplary embodiment of the present invention; FIG. 3 is a graph illustrating a leakage current density of the capacitor depicted in FIG. 2 with respect to a voltage applied to the capacitor;

FIG. 4 is a block diagram for describing each operation of manufacturing a capacitor depicted in FIG. 2;

FIG. 5 is a block diagram for describing a second operation of manufacturing a capacitor depicted in FIG. 4; and FIG. 6 is a cross-sectional view of a semiconductor device having the capacitor depicted in FIG. 2.

[0031] The present invention will now be described more fully with reference to the accompanying drawings in which exemplary embodiments of the present invention are shown. However, this invention may be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete and fully convey the concept of the invention to those skilled in the art. In the drawings, the thicknesses of layers and regions are exaggerated for clarity.

[0032] A capacitor according to an exemplary embodiment of the present invention will now be described.

[0033] FIG. 2 is a cross-sectional view of a capacitor according to an exemplary embodiment of the present invention. [0034] Referring to FIG. 2, the capacitor includes a lower electrode 40, a dielectric film DL, and an upper electrode 46. The lower electrode 40 is a silicon electrode doped with a conductive dopant and can be formed of titanium nitride (TiN). The dielectric film DL includes a first dielectric film 42 and a second dielectric film 44. The first dielectric film 42 prevents an unwanted reaction between the lower electrode 40 and the second dielectric film 44, that is, it prevents silicate formation. The first dielectric film 42 is preferably formed of a dielectric film including positive ions with smaller radii than those in the second dielectric film 44, such as a hafnium oxide film (HfO<sub>2</sub>) or an aluminum oxide film (Al<sub>2</sub>O<sub>3</sub>). The thickness of the first dielectric film 42 can be about 2 nm, but is preferably thinner than the second dielectric film 44. The second dielectric film 44 is preferably formed of an oxide film that includes a lanthanide element, such as lanthanum oxide (LaO). The thickness of the second dielectric film 44 is preferably 2 to 10 nm, but may thicker or thinner than this. The upper electrode 46 is preferably a titanium nitride (TiN) electrode, but can also be a silicon electrode doped with a conductive dopant. However, in the latter case, a reaction barrier film that prevents a silicate reaction between the upper electrode 46 and the second dielectric film 44 can further be formed therebetween. The upper electrode 46 and the lower electrode of the same material.

[0035] FIG. 3 is a graph illustrating a leakage current density with respect to a voltage applied to the capacitor according to an exemplary embodiment of the present invention. In FIG. 3, graphs T, B, and C represent leakage current densities of capacitors formed in an upper part, a lower part, and a middle part of a wafer respectively when the wafer having the capacitors depicted in FIG. 2, is vertically positioned.

[0036] Referring to the graphs T, B, and C, the capacitors formed on the upper, lower, and middle parts of the wafer show little differences in their leakage current densities, and the leakage current densities are lower than 10<sup>-7</sup>A/cm<sup>2</sup> within a driving voltage.

[0037] From the graphs T, B, and C, it also is seen that the leakage current characteristics of the capacitors formed on all regions of the wafer are also superior as in the leakage current characteristics of the capacitors formed on the upper, lower, and middle parts of the wafer.

[0038] A method of manufacturing the capacitor depicted in FIG. 2 according to an exemplary embodiment of the present invention will now be described.

[0039] Referring to FIG. 4, the method of manufacturing the capacitor includes first through third operations 60, 62, and 64.

[0040] In the first operation 60, a first oxide film is formed on a lower electrode. The lower electrode is preferably a silicon electrode doped with a conductive dopant, but the lower electrode can also be another conductive electrode such as a titanium nitride electrode. The first oxide film is used partly as a dielectric film of a capacitor, but mainly as a reaction barrier film that prevents an unwanted reaction between a second oxide film which will be formed later and the lower electrode. Therefore, it is desirable that the dielectric film is formed without a component that can react with a component, i.e., silicon, included in the lower electrode. The thickness of the first oxide film is preferably formed to about 2 nm, which is thinner than the second oxide film, but may also thicker or thinner than 2 nm. Since the first oxide film is formed to a thickness of a few nano meters, it is preferable that the first oxide film is formed using an ALD method in which thickness and composition can be controlled instead of a widely used thin film deposition method such as a conventional CVD method. The first oxide film can be formed with a single layer film, but can also be formed with a double layer film. The first oxide film can be formed of a hafnlum oxide film and/er an aluminum oxide film.

[0041] In the second operation, a second oxide film is formed on the first oxide film. The second oxide film performs the same function as the second dielectric film 44. Therefore, it is preferable that the second oxide film is an oxide film including positive ions with larger radii than those in the first oxide film. It is desirable that the second oxide film is formed of an oxide film that includes a lanthanide element such as a lanthanum oxide film (LaO). Preferably, the second oxide film is formed to a thickness of a few nano meters like the first oxide film. However, the second oxide film is formed to the same thickness or thicker than the first oxide film. Since the second oxide film is also formed to a thickness of a few nano meters, it is preferably formed by an ALD method as opposed to a conventional thin film deposition method. The forming of the second oxide film using the ALD method will be described later.

[0042] In the third operation 64, an upper electrode is formed on the second oxide film. The upper electrode is a titanium nitride electrode or can be a silicon electrode doped with a conductive dopant.

[0043] Referring to FIG. 5, the second operation 62 can further be divide into three sub-operations 62a, 62b, and 62c. A detailed method of forming the second oxide film using an ALD method is performed in the sub-operations 62a, 62b, and 62c. The second oxide film is a lanthanum oxide film (La<sub>2</sub>O<sub>3</sub>).

[0044] More specifically, in the first sub-operation 62a, a precursor that includes a metal component (La) of the second oxide film, such as (La(tmhd)<sub>3</sub>, La(N(Si(Me)<sub>3</sub>)<sub>2</sub>)<sub>3</sub>, or La(iPrCp)<sub>3</sub>, is deposited on the first oxide film. Then, the precursor layer is formed by performing a first exhaust process, and remaining precursors are removed form the reaction chamber.

[0045] In the second sub-operation 62b, the precursor layer is oxidized. More specifically, an oxidation gas such as water vapor is supplied to the reaction chamber after the first exhaust process. Then, the second oxide film, i.e., the lanthanum oxide film is formed on the lower electrode through a substitution reaction between the oxidation gas and the precursor layer, that is, oxidation of the precursor layer. Then, an unreacted portion of the oxidation gas in the reaction chamber is removed by performing a second exhaust process.

[0046] In the third sub-operation 62c, impurities are removed form the second oxide film. More specifically, excess water vapor included in the second oxide film is removed by supplying ozone to the reaction chamber after performing the second exhaust process. Then, a third exhaust process is performed to remove remaining ozone from the reaction chamber.

40

50

55

[0047] The third sub-operation 62c is regarded as a drying process from the point of view that the water vapor included in the second oxide film is removed.

[0048] The third sub-operation 62c is also regarded as a second oxidation process because the precursor layer can further be oxidized by the supplied ozone while removing impurities.

[0049] Table 1 illustrates whether a second oxide film is formed, whether water vapor remains in the second oxide film, and a leakage current density in the second oxide film according to the oxidation process used to form the second oxide film on the lower electrode using an ALD method.

[Table 1]

| Oxidation Process                        | 03 | H <sub>2</sub> 0 | H <sub>2</sub> 0>O <sub>3</sub> | O <sub>3</sub> >H <sub>2</sub> O |
|--|----|------------------|---------------------------------|----------------------------------|
| Film formation                           | no | yes              | yes                             | no                               |
| water vapor (H <sub>2</sub> O) inclusion | -  | yes              | no                              | -                                |
| leakage current density (A/cm²)          | -  | 10-1             | 10 <sup>-7</sup>                |                                  |

[0050] Referring to Table 1, the second oxide film is not formed on the lower electrode when ozone is used as the

oxidation gas or when water vapor (H<sub>2</sub>O) is supplied to the reaction chamber after supplying the ozone.

[0051] When the water vapor ( $H_2O$ ) is used as the oxidation gas, the second oxide film is formed on the lower electrode. However, the water vapor ( $H_2O$ ) is included in the formed second oxide film and the leakage current density is as high as  $10^{-1}$  A/cm<sub>2</sub>.

[0052] On the other hand, when ozone is supplied to the chamber after supplying the water vapor (H<sub>2</sub>O) according to the method of manufacturing the capacitor according to the present invention, not only is the second oxide film formed on the lower electrode, but the water vapor (H<sub>2</sub>O) does not remain in the formed second oxide film and the leakage current density is as low as 10<sup>-7</sup> A/cm<sub>2</sub>.

[0053] A semiconductor memory device including the capacitor depicted in FIG. 2 according to an exemplary embodiment of the present invention will now be described.

[0054] Referring to FIG. 6, the memory device includes first and second doped regions 74 and 76 doped with a conductive dopant in a substrate 70. The first and second doped regions 74 and 76 are separated by a predetermined distance. The first region 74 is a source region and the second region 76 is a drain region. A channel region is formed between the two regions 74 and 76 on the substrate 70, and a gate stack 72 is disposed on the channel region. The gate stack 72 turns the channel region on or off according to a voltage applied to the gate stack 72. The gate stack 72 includes a gate insulating film (not shown) and a gate conductive layer (not shown). The substrate 70, the first and second regions 74 and 76, and the gate stack 72 constitute a MOSFET. A first inter-layer insulating layer 78 that covers the gate stack 72 and part of the substrate 70, and a first contact hole 80 that exposes the second region 76 is formed in the first inter-layer insulating layer 78. The first contact hole 80 is filled with a first conductive plug 82 such as polysilicon doped with a conductive dopant. A capacitor C is formed on the first conductive plug 82 and the first interlayer insulating layer 78 and covers the entire surface of the first conductive plug 82. The capacitor C is preferably the same as the capacitor C depicted in FIG. 2. Therefore, descriptions of detailed structure and performances are omitted. The lower electrode 40 and the first conductive plug 82 are preferably formed of the same conductive material but can also be formed of different conductive materials. A second inter-layer insulating layer 84 is formed on the capacitor C and the first inter-layer insulating layer 78 and covers the capacitor C. A second contact hole 86 that exposes the first region 74 is formed in the first inter-layer insulating layer 78 and the second inter-layer insulating layer 84. The second contact hole 86 is filled with a second conductive plug 88. The second conductive plug 88 is preferably formed of polysilicon doped with a conductive dopant, but can also be formed of a different conductive material. A conductive layer 90 is formed on the second conduction plug 88 and the second inter-layer insulating layer 84 and covers an entire surface of the second conductive plug 88. The conductive layer 90 is a bit line and cross to the gate stack 72. The conductive layer 90 and the second conductive plug 88 are preferably formed of the same conductive material but can also be formed of different conductive materials.

[0055] Since the memory device described heretofore is equipped with the capacitor C depicted in FIG. 2, data stored in the capacitor C can be maintained for a long time in a normal state, thereby increasing reliability of the memory device. [0056] The capacitor according to the exemplary embodiment of the present invention includes a reaction barrier film that prevents an unwanted reaction between an oxide film which includes a lanthanide element and is used as a dielectric film, and a lower and/or an upper electrode that includes silicon. Accordingly, electrical degradation of the capacitor due to silicate formation as a result of a reaction between lanthanide in the oxide film and the silicon can be avoided. In the process of forming the oxide film using an ALD method, water vapor is completely removed by ozone after forming the oxide film. That is, the oxide film is completely dried. Thus, electrical degradation of the capacitor due to an inclusion of water vapor in the oxide film is prevented. A memory device including the capacitor according to the present invention can store data for a long time without loss, thereby increasing the reliability of the memory device. [0057] In the capacitor according to the present invention, the first dielectric film can also be a non-oxide film that can prevent a reaction between an oxide film and an upper and/or lower electrode that includes silicon. Also, the upper and lower electrodes can be formed of a material that does not include silicon, and the dielectric film can be replaced by lanthanide oxide film.

[0058] While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the scope of the present invention as defined by the following claims.

# Claims

10

20

40

45

50

55

- 1. A capacitor of a semiconductor device comprising:
  - a lower electrode;
    a dielectric film on the lower electrode;
    an upper electrode on the dielectric film; and

a first reaction barrier film that prevents a reaction between the lower electrode and the dielectric film, interposed between the lower electrode and the dielectric film.

- 2. The capacitor of claim 1, wherein the lower electrode is a silicon electrode doped with a conductive dopant.
- The capacitor of claim 1 or 2, wherein the first reaction barrier film is one of a hafnium oxide film and an aluminum oxide film that includes positive ions with smaller radii than positive ions of the dielectric film.
- 4. The capacitor of any preceding claim, wherein the dielectric film is an oxide film that includes a lanthanide element.
- 5. The capacitor of claim 4, wherein the oxide film that includes the lanthanide element is La<sub>2</sub>O<sub>3</sub> film.
- 6. The capacitor of any preceding claim, wherein the upper electrode is a titanium nitride film.
- 7. The capacitor of any preceding claim, further comprising a second reaction barrier film between the upper electrode and the dielectric film wherein the upper electrode is a silicon electrode doped with a conductive dopant.
  - 8. The capacitor of claim 7, wherein the second reaction barrier film is one of a hafnium oxide film and an aluminum oxide film that includes positive ions with smaller radii than positive ions of the dielectric film.
  - 9. A method of forming a capacitor comprising:

5

10

20

25

35

45

55

forming a lower electrode; forming a first reaction barrier film on the lower electrode; forming a precursor layer that includes a metal element on the first reaction barrier film; forming an oxide film that includes the metal element by oxidizing the precursor layer; drying the oxide film; and forming an upper electrode on the dried oxide film.

- 10. The method of claim 9 further comprising, before forming the upper electrode, forming a second reaction barrier film on the dried oxide film.
  - 11. The method of claim 10, wherein the lower electrode and the upper electrode are each one of a silicon electrode doped with a conductive dopant and a titanium nitride film.
  - 12. The method of claim 10, wherein the second reaction barrier film is one of a hafnium oxide film and an aluminum oxide film that includes positive ions with smaller radii than positive ions of the dielectric film.
- 13. The method of claim 9, 10, 11 or 12 wherein the lower electrode is formed of a silicon electrode doped with a conductive dopant, and the upper electrode is formed of a titanium nitride film.
  - 14. The method of any of claims 9 to 13, wherein the lower and upper electrodes are a titanium nitride film.
  - 15. The method of any of claims 9 to 14, wherein an exhaust process is performed after forming the precursor layer.
  - 16. The method of any of claims 9 to 14, wherein an exhaust process is performed after forming the oxide film.
  - 17. The method of any of claims 9 to 14, wherein an exhaust process is performed after drying the oxide film.
- 50 18. The method of any of claims 9 to 14, wherein the forming the oxide film comprises flowing water vapor over the precursor layer to firstly oxidize the precusor layer.
  - 19. The method of claim 18, wherein the forming the oxide film further comprises supplying ozone over the firstly oxidized precursor layer to secondly oxidize the firstly oxidized precursor layer.
  - 20. The method of claim 19, wherein, in forming the oxide film, the firstly and secondly oxidations are repeated.
  - 21. The method of any of claims 9 to 20, wherein the metal element is a lanthanide element.

- 22. The method of any of claims 9 to 21, wherein drying the oxide film comprises flowing ozone over the oxide film.
- 23. The method of any of claims 9 to 22, wherein the first reaction barrier film is one of a hafnium oxide film and an aluminum oxide film that includes positive ions with smaller radii than positive ions of the dielectric film.

5

24. A semiconductor memory device including a capacitor connected to a transistor, wherein the capacitor is a capacitor according to any of claims 1 to 8.

FIG. 1 (PRIOR ART)




FIG. 2





FIG. 3






FIG. 6

